Currently, the flip chip package is one of the standard semiconductor packages in the world market. Also, there are variety of materials and configurations used in flip chip packages with further high performance or miniaturization. From the encapsulate materials point of view, many types of assembly methods are presently studied on a current standard process as well as novel proposed processes. A highly reliable package depends on properties of constituent. Additionally, there is a possibility that the assembly process to encapsulation affects the warpage behavior and reliability performance. The present paper reports the relationship between warpage and other parameters depending on not only the material properties but also the encapsulating process.
Introduction
Recently, the trend for semiconductor packages are becoming thinner and smaller. Flip chip (F/C) package, in which integrated circuit (IC) is connected vertically to a substrate via metal bump such as solder ball, is created to satisfy those demands instead of a package with wire bond connecting.
Essentially, most semiconductor packages are encapsulated to protect the IC chip from changing in temperature or humidity by the molding compound. The encapsulant material for F/C package has to be filled into a gap less than 100µm thick, because IC surface for F/C device is flipped to substrate side to connect directly with solder bump. Since this material is filled into the gap between IC chip and substrate, it is called underfill (UF) material. Especially, general UF is filled using capillary flow, therefore, it is called capillary UF (CUF) (1) . CUF takes a major role of not only protecting the solder bump from changes in temperature or humidity, but also relaxation from coefficient of thermal expansion (CTE) mis-matching between chip, bump and substrate under its temperature change. To get highly reliable package, many attractive studies have been carried out (2) .
On the other hand, solder bump should be connected with metal pad on substrate by finishing of F/C assembling, but oxide layer removal on solder surface is necessary in order to achieve complete connection. Therefore, the reductant agent, which is referred to as "flux", is used for F/C assembly, and solder bumps can be connected with the fused junction Vol. 2, No. 8, 2008 Fig. 1 Comparison of process flow of several applications under the heating with oxide layer removing. However, if this flux remains existed in the bump neck area, this ordinarily leads to some troubles such as migration when under use for a long time. To maintain the high insulation performance, flux should be cleaned completely. Of course, the heating over melting point of solder is necessary for bump connection, and it leads to cleaning difficulty because of its flux claggy residue. Thus F/C assembling has some propositions to overcome so many cycles or much time of process. Additionally, further tighter gap or bigger die size trend leads to a limitation for CUF filling or flux cleaning.
To solve the problems, a method by which F/C assembling and encapsulation are carried out at the same time by including the flux capability into the encapsulate material, had been created. And the material is known and described as "no flow underfill" (NUF) since that is not flowing type into narrow gap (3) - (12) . Generally, NUF is constructed from thermosetting resin system, and one of main features of NUF is in flux capability. Since this active functional group disappears due to the reaction during the heating for curing, cleaning is not necessary for concerns such as migration or losing of insulation performance as same as CUF process. Thus, NUF process can reduce cycle time compared to CUF process. Moreover, to realize further high productivity, pre-applied UF has been created in which material is applied on wafer level, too (13) , (14) . Figure 1 shows a comparison of process flows of each material application. As just described, several materials and ways have been studied for F/C assembling. In order to achieve the highly reliable performance of F/C package, many items are investigated not only on encapsulate materials development, but also package life prediction such as stress simulation (15) - (19) . In the near future, F/C will have further narrow gap, pitch and more I/O counts. Also there would be a concern that semiconductor device becomes more brittle due to fine pitch interconnection and its configuration. Moreover, type of solder bump changes from Pb including type to Pb free type. Generally, low modulus underfill is necessary to protect the brittle IC device, and high modulus UF is necessary to protect the Pb free bump, respectively. Of course, these properties of UF are incompatible to each other. This means, traditional encapsulation model may no longer be applicable to such advanced package style, and we have to control such properties to achieve the highly reliable package. In the present study, the authors try to find a guideline for highly reliable package using simple package model. And by comparing the warpage depending on assembly process, the possible factor is investigated which affects the package reliability. The main objects of this study are finding of new guideline and possibility among not only post encapsulating process but also just encapsulating method for highly reliable F/C package. 
Finite element (FE) analysis
In order to know the behavior of flip chip package depending on underfill properties, FE analysis was done. For stress reduction of package, some studies have been carried out based on visco-elastic simulation with 3-dimensional (3D) model or process optimization including step curing (20) , (21) . Although visco-elastic simulation or 3D analysis is effective for detail analysis, it takes a longer time for its calculation. In this study, we used 2-dimensional (2D) model to investigate the brief trend among warpage, shear stress and shear strain at the interface between UF and chip. The simple test model used is shown in Fig. 2(a) , where simple 3 elastic layers of Si chip, UF and substrate are considered. This model was set and calculated at the interface between chip and UF by MARC MENTAT. To simplify, passivation on chip or solder resist on a substrate was omitted. And the node at the corner (point C) was fixed in all directions. The simple 2D FE analysis under the assumption of temperature decrease of 100 o C was performed to discuss about changes in interested quantities of warpage, shear stress and shear strain due to temperature change. The warpage was denoted by w as shown in Fig.  2(b) . And it was obtained as displacement of the node at the center bottom (Point X) due to temperature decrease. Typical properties of constituents used in the analysis are listed in Table 1 , where E is Young's modulus, α CTE, ν Poisson's ratio, and d the thickness of UF.
This calculation was carried out by assuming plane stress.
Warpage, shear stress and shear strain are typical parameters, which have an intimate involvement in package deformation due to temperature change. From the results, the maximum values of shear stress and shear strain at the interface between Si chip and UF were obtained. To compare several types of UF, ten different values of E and three different values of thickness were assumed. Regarding E, the lowest value was 0.313 GPa, and next was double increasing (0.625 GPa). In this way, 10 different values were prepared from 0.313 to 640 GPa. Although practical values of conventional UF fall within 1 -20 GPa, the authors set all data to know the detail trend chart. On the other hand, three different values of 0.05, 0.1 and 0.2 mm were used for the UF thickness. 
UF selection
Typical one CUF and two NUF materials were chosen for reliability test. The features and material application are summarized in Table 2 . The physical properties such as glass transition temperature (Tg), and CTE or E were measured by thermo-mechanical analysis, and tensile test, respectively. The materials were cured at 150 o C for 2 h.
It is preferable for selection of UF to choose CUF and NUF with almost same Tg and CTE values, and NUF can be assembled by not only heating-compression method but also reflow method. In case of using the same package specification for respective F/C assembly, we can easily compare the effect of assembly process between CUF and NUF on reliability performance. Also, we can observe the difference of assembly way between heating-compression and reflow method. Additionally, in the case of NUF application, since filler loaded type has a concern for assembly yield due to filler trapping at connection part, filler-less type is used as NUF for reflow assembly. Therefore, to compare with NUF process, same no filler type is used for heating-compression assembly, too. Material data including the application are summarized in Table 3 .
F/C assembly
The F/C package treated in this paper was composed of silicon (Si) chip with Sn-2.5Ag solder bump and poly benzoxazole (PBO) passivation, and printed circuit board (PCB) substrate. The chip size was 15 x 15 mm 2 and chip thickness was 0.625 mm. Nine blocks which were composed of 225-area array I/Os were distributed at the chip with 0.2 mm pitch. The bump diameter was around 0.15 mm, and resulting bump height in post assembly was around 0.09 mm. The PCB substrate size was 40 x 40 mm 2 , and total thickness was 0.8 mm, designed with daisy chains on four corner blocks so that electrical connection can be monitored. Electrical assembly yield was measured at room temperature using a hand-probe Fig. 3 . Three assembly methods were applied. First one was normal F/C assembly process for CUF-A. The solder bumps on Si chip were stamped on flux applying surface, so flux was transferred on the top of solder bumps. Then the Si chip was mounted on the substrate using a flip chip bonder (FCB), then the F/C package was continuously put into reflow machine with surface mount technology (SMT) profile, see Fig. 4(a) . After cooling to room temperature, the flux residue of package was cleaned by flux cleaning machine. That package was dried at 150 o C for 3 h, then CUF-A was dispensed using a dispensing machine. Finally, encapsulated package was treated at 150 o C for 2 h for post curing.
Second assembly method was one of NUF processes. That was the reflow assembly method. The substrate was dried at 125 o C for 24 h before assembly. NUF-D was dispensed on pre-dried substrate using a dispenser, then Si chip was mounted by FCB over NUF-D.
That package was continuously put into a reflow machine with SMT profile as same as CUF process. Finally, that package was cured at 150 o C for 2 h.
Third method was another of NUF processes, which was the thermal-compression assembly method. The substrate was dried at 125 o C for 24 h before assembly. NUF-B and NUF-C were dispensed on pre-dried substrate using a dispenser, then Si chip was mounted by FCB over NUF-B and NUF-C. Continuously, that Si chip was heated for 10 s by FCB up to solder reflow temperature, 250 o C. That profile is shown in Fig. 4(b) . Finally, encapsulated package was treated at 150 o C for 2 h for post curing.
Warpage measurement
The package warpage after finishing each treatment such as post curing, post pre-conditioning test or post thermal cycle (TC) treatment was measured by a surface roughness meter as shown in Fig. 5(a) . The warpage was measured along 2 lines on the substrate side for each package unit as shown in Fig. 5(b) , then the average value was calculated. The warpage was measured after each encapsulating step and reliability step within 6 h. Additionally, the authors obtained the value of warpage of substrate before chip assembly as initial value of warpage. The change in the warpage from the initial value was evaluated following each step.
Reliability test
For evaluating the F/C package reliability with each UF, pre-conditioning test and TC test were continuously performed, and electrical assembly yield, delamination and warpage were checked after each term. The reliability test was performed under the following conditions:
+ 
Results and discussions

Relationship among warpage, shear stress and shear strain by FE analysis
In this study, the authors carried out the calculation using a very simple 2D model. Although that is of course much better if non-linear and temperature dependent material properties were considered with 3D model, a main purpose of this analysis is to know the simple trend chart depending on UF properties among warpage, shear stress and shear strain at the interface between UF and chip. From the results by FE analysis, the relationship of warpage with shear stress and shear strain can be described in a 3D graph, see Fig. 6(a) . Using this graph, trend chart can be seen on the view. Additionally, shear stress and shear strain show distributions at the interface between chip and UF during cooling as shown schematically in Fig. 6(b) . The distribution of shear stress differs between the cases with lower value of E and with higher value. That is, in the case with lower value of E, the distribution of shear stress was broaden as shown in Fig. 6(b) . The stress does not concentrate near the end of the interface. Lower value of E has a possibility to reduce the stress due to release of the stress concentration.
This graph indicates two results. First one is, when thickness of UF is larger, the warpage of package is reduced. Similarly, when Young's modulus of UF is lower, the warpage of package becomes lower, too, as shown in Fig. 6(c) . However, this trend changes from a particular point. This is the second result. In case of E > 100 GPa, although practical value of conventional UF does not exist in this area, that tendency is reversed to a converse trend. It is noted that E of chip is 170 GPa and E of substrate is 30 GPa as shown in Table 1 , and their mean value is 100 GPa. If Young's modulus of UF takes a value close to E of chip, it greatly affects the warpage behavior. Therefore, the first result is available for only the case with E of UF < 100 GPa. This situation should be hypothesized for normal F/C package because the case that E of UF > 100 GPa is not practical. Table 4 Assembly yield and void performance after die assembling Fig. 9 Warpage behavior after each encapsulating step
On the other hand, as far as lower warpage is concerned, shear strain is more dominant for fracture at the interface between Si chip and UF rather than the shear stress, see Fig.  7 (a). And as far as higher warpage is concerned, shear stress is more dominant rather than the shear strain, see Fig. 7(b) . Here, Fig. 7 shows that a plane is seen from one direction for "Warpage vs Shear strain" and "Warpage vs Shear stress" in Fig. 6(a) , respectively. This fact offers valuable insight for consideration of the mechanism of warpage generation.
Based on the 3D graph, if it would be assumed that shear strain or shear stress at the interface causes the failure of the layer, an area that achieves higher reliability (area of generating no failure) can be provided by introducing plane (a) and plane (b) in Fig. 8 . This means, an important guideline can be developed for highly reliable package design with any properties, sizes, conformation or combination. It is necessary for making warpage as low as possible to choose optimal value of Young's modulus or thickness of UF in that area indicated by arrows. Table 4 shows the results of assembly yield and scanning acoustic tomograph (SAT) images for void or delamination observation. According to the results, all materials showed almost no void performance and high assembly yield. As mentioned before, from cycle time point of view, NUF process can reduce it significantly compared with CUF process as shown in Fig. 1 , and it is definitely proven that NUF has advantage of reducing cycle time of F/C assembly. Figure 9 shows a comparison of warpage observed during each encapsulating step to post curing. From the results, CUF-A showed larger warpage than NUF-B in spite of almost same Tg and CTE. However, CUF-A has slightly higher E than that of NUF-B from Table 3 . These results suggest our discussion based on the 3D graph. And another possibility is in assembly process. The assembly process is different from each other. CUF is dispensed into gap between chip and substrate after chip mounting. On the other hand, NUF is applied on substrate before chip mounting, then soldering and cure reaction start at almost same time. This means, CUF starts to cure with solid-state bump and NUF starts to cure with liquid-state bump. This difference has a possibility to generate the stress or strain among solder, chip, UF and substrate and it may lead the different trend chart of that 3D graph. Therefore highly reliable area and guideline may change depending on assembly process. Meanwhile, NUF-C showed quite lower warpage compared with NUF-D in spite of completely same material. This result suggests a possibility that assembly process affects warpage behavior. Especially, heating-compression method gives heat from only chip side, which indicates substrate side has almost no heating history during soldering. This is very important to control generating of warpage. Thus, it is possible that warpage generating is affected by not only material properties but also assembly process. In past studies, step cure method was tried to reduce the warpage or stress of package. Also it has been suggested that heating history has big impact for warpage behavior. Our present study indicates that the assembly process also has a possibility to reduce the warpage and stress before post curing state. It can lead the new guideline to protect the recent complicated package with incompatible requirements such as not only lower warpage but also higher modulus. Table 5 Reliability performances on delamination and connectivity Fig. 12 Conceptual figure for highly reliable balance depending on assembly process 3.3 Warpage behavior and reliability performance during reliability steps Figure 10 and Table 5 show warpage behavior and observation of delamination with assembly yield after each reliability step, respectively. According to the results, CUF-A and NUF-B passed all tests, but NUF-C and NUF-D showed open failure on connectivity and generation of delamination. The reason is in the fact that NUF-C and NUF-D have no filler, so this material has higher CTE compared with the other filler loading materials. Also, these materials showed higher moisture absorption than that of filler loading materials as shown in Fig. 11 . Of course, in package reliability point of view, lower CTE performance is necessary to increase high performance. But we can focus the result of reliability performance between NUF-C and NUF-D. In this study, NUF-C showed slightly better performance than that of NUF-D. This result has a possibility that assembly process affect not only warpage behavior but also the reliability performance. Also, it suggests that assembly process has a possibility to change the guideline such as the directions shown by arrows in Fig. 12 , and it leads some possibilities for a higher reliable package.
Warpage behavior during encapsulating steps
Conclusions
Highly reliable package can be produced by optimally selecting properties of UF. Additionally, there is a possibility that the assembly process significantly affects the stress and strain generated at interfaces.
(1) Using simple 2D model, brief trend chart can be known among warpage, shear stress and shear strain in 3D graph. It indicates that as far as lower warpage is concerned, shear strain is more dominant for fracture at the interface between chip and UF rather than the shear stress. And as far as higher warpage is concerned, shear stress is more dominant rather than the shear strain. These trend charts change depending on UF properties.
(2) Warpage behavior is affected by not only UF properties but also assembly process. This fact has a possibility that heating history to encapsulation affects the warpage reduction, too. To control the heating history, highly reliable package is possible for next generation F/C package with complicated structure including incompatible requirements.
(3) A possibility is found that control of the heating history during assembly process may lead to higher reliability performance. 
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